A2 cmcld structure made up of a start address, an end address, a memory size, a memory map, and next information indicating the start address of [the] <u>a</u> next memory to be connected.

A3

13. (Amended) The real time control system of claim 10, wherein the operating system allocates and returns the memory in units of predetermined-sized pages in a system call way, and checks allocation or non-allocation of the memory on the basis of the map of [the] <u>a</u> memory.

REMARKS

The above claim amendments are made to place the claims in better form for initial examination.

Entry and consideration of this Amendment are respectfully requested.

Respectfully submitted,

Registration No. 43,958

SUGHRUE, MION, ZINN, MACPEAK & SEAS, PLLC 2100 Pennsylvania Avenue, N.W. Washington, D.C. 20037-3213

Telephone: (202) 293-7060 Facsimile: (202) 293-7860

Date: February 7, 2001

APPENDIX

(Amended) A real time control system of a multitasking digital signal processor, comprising:

a ready queue including a ready queue link, the ready queue link comprising

a first information indicating a first task control block for a sequentially first task among tasks in the digital signal processor, and a second task control block for a sequentially last task among the tasks in the digital signal processor,

a priority link group of priority links, a number of the priority links being equal to a number of priority levels of the tasks in the digital signal processor, and

a second information indicating a third task control block for a sequentially first task among tasks having same priority among the tasks in the digital signal processor, and a fourth task control block for a sequentially last task among the tasks having same priority;

and

an operating system for setting the first and second information according to conditions of tasks for the digital signal processor, and controlling switching between the tasks of the ready queue.

2. (Amended) The real time control system of claim 1, wherein the first information comprises a first list pointer corresponding to the first task control block] and a second pointer corresponding to the second task control block, and

the second information comprises a third list pointer corresponding to the third task control block and a fourth pointer corresponding to the fourth task control block.

4. (Amended) The real time control system of claim 1, further comprising a waiting queue including a waiting queue link, the waiting queue link comprising

a third information indicating a fifth task control block for the sequentially first task among the tasks in the digital signal processor, and a sixth task control block for the sequentially last task among the tasks in the digital signal processor,

a second priority link group of second priority links, a number of the second priority links being equal to the number of priority levels of the tasks in the digital signal processor, and

a fourth information indicating a seventh task control block for the sequentially first task among the tasks having the same priority among the tasks in the digital signal processor, and an eighth task control block for the sequentially last task among the tasks having the same priority,

wherein the operating system sets the third and fourth information so that resources for the tasks of the waiting queue are deterministically acquired.

5. (Amended) The real time control system of claim 4, wherein the third information comprises a fifth list pointer corresponding to the fifth task control block and a sixth pointer corresponding to the sixth task control block, and

the fourth information comprises a seventh list pointer corresponding to the seventh task control block and an eighth pointer corresponding to the eighth task control block.

6. (Amended) The real time control system of claim 1, wherein the operating system controls the ready queue so that switching between the tasks is achieved on a basis of the priority link group, when task searching in the digital signal processor is based on an order of the priority of the tasks, and

controls the ready queue so that switching between the tasks is achieved on a basis of the ready queue link, when the task searching is based on a first-in first-out (FIFO) system.

7. (Amended) The real time control system of claim 1, further comprising a timer wheel for managing timer control blocks for the tasks in a pointer arrangement structure, wherein the operating system inserts the timer control blocks into

corresponding slots of the timer wheel according to a time set for the tasks in the digital signal processor.

- 8. (Amended) The real time control system of claim 7, wherein the timer wheel is divided into two timer wheels according to a predetermined reference time, and the operating system inserts timer control blocks corresponding to slots of the first timer wheel when the time set for the tasks is equal to or less than the predetermined reference time, and inserts timer control blocks corresponding to slots of the second timer wheel when the time set for the tasks is greater than the predetermined reference time and equal to or less than twice the predetermined reference time.
- 9. (Amended) The real time control system of claim 8, wherein the operating system generates errors when the time set for the tasks is greater than twice the predetermined reference time.
- 10. (Amended) The real time control system of claim 1, wherein a memory used to process the tasks in the digital signal processor is divided into an internal memory and an external memory in the digital signal processor, and the operating system manages the internal memory and the external memory using a memory

structure made up of a start address, an end address, a memory size, a memory map, and next information indicating the start address of a next memory to be connected.

13. (Amended) The real time control system of claim 10, wherein the operating system allocates and returns the memory in units of predetermined-sized pages in a system call way, and checks allocation or non-allocation of the memory on the basis of the map of a memory.